

BLOCK DIAGRAM

DISPLAY

Audio


IO Board


Memory





PCIE

SATA

USB







www.teknisi-indonesia.com

X450UMA

PC2-RD1-Sys2-EE1

C

Tuesday, July 19, 2016


E402NA

MEM_On-Board CH.B
Evelyn and Kobe


22

1.1

Keyboard Connector




/EMI/@




TouchPad Connector



20160303 Evelyn Modify




2nd source:
12018-00221300






CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A




USB3.0 ESD-Protection




USB3.0 ESD-Protection






USB2.0 ESD-Protection





20160312 Reserve for EC verification



Thermal Verification 2016/3/16

E502NA R1.1 Changelist

- 4/R Kobe REF SR3 schematic
- 1. remove VGA
- 2. remove ODD
- 3. remove SD_PCI
- 4. change MEM REF SR2 (P5,P20,P21,P22)
- 5. P49 add IAI solution REF SR2
- 6. P13 変更 U1302, REF SR3 ② P17 R578 + 3V
- 7. P17 change R1735 to P14,R1734 RD, EC ODD pin
- 8. P25 R2511 to P14,R2513 to PG (L5A)



E502NA R1.0 Changelist

- 1. SVID PU +1.05V page.11
- 2. IC tag: +0V5V and F10C_ECF page.25
- 3. Use 1.24V5V, PWMGO, VDDO, PWMGO, VIN, PWMGO, VCC, PWMGO page.32
- 4. ITE L1 use +0V5V ITE G1 change to 1.24V5V, PWMGO page.30
- 5. Add +1.05V and remove +0V5V_CPU, +1.05V5V page.28
- 6. Remove F10C, WAKE page.28
- 7. SMBUS change to 3.3V page.11 17 27
- 8. TP INT change to +1.8V5V page.14
- 9. IC and HPG change to 1.8V5V page.44
- 10. EDH HPG change to 1.8V5V page.41
- 11. remove SATA_DEVSLP
- 12. ESDS 3.2
- 13. C2011 L2214 change from SAMOUNG to 11G222210A11070 page.25
- 14. change U6801 to 06016-0120000 (3.2A) page.68
- 15. Change 1.8V5V to 1.05V
- 16. remove +5V and +12V

E502NA R1.1 Changelist

- 17. UP502 [2nd] resume from Power down for EE
- 18. SMBUS PU to +3VA_EC
- 19. Change EC 11 Power to +3VA_EC page.30
- 20. Add C4002 and Change R4311 for EA test
- 21. Add R3003 for AC detect
- 22. R1499 change size (from 0201 to 0402) and value (from 10K to 100K)
- 23. Add R1338 for damping
- 24. R1120 ②, R1121 N/A
- 25. R1747, R1751 ②
- 26. Change SD card IC
- 27. Remove EDP LANCE 3
- 28. HDMI EDD Modify for EA
- 29. Modify HMMC_RPT_V from EDS (EDS 2.0)
- 30. Page 84 PRFB6401 -> 20Kohm
- 31. Page 88 P0B005,PCB003,PCB009,PCB017 ②
- 32. Page 89 P0B001 -> 20mohm PCB009 -> 0.1uF/25V
- 33. RW402 -> 10K for EDD
- 34. Modify EMI ESD

CHA: On board DDR3L




NOTE: All VREF outputs can be left for Connect for DDR3L, SDRAM




www.teknisi-indonesia.com

USB3.0



BGA1296

REV = <REV>




WLAN





GLAN


teknisi-indonesia






USB 2.0		USB 3.0	
0	Type C	USB3_0	Type C -->USB 3.0 Port A
1	USB2.0	USB3_1	Type C -->USB 3.0 Port B
2	USB3.0	USB3_2	USB 3.0 Port
3	BT	USB3_3	
4	Camera		









20160303 Evelyn// PWRBTN 4s Shutdown
switch>ec>pwrbtn>soc>thermtr(p>ec>>G2
20160412 Evelyn//待驗
因SOC有内部PU 20K 1.8V, 待實驗後可拿掉

Intel HDA #560733 remove after QS
E402NA remove at PR





HD Audio




DRAM Strip

PCB00	PCB01	PCB02		
0	0	0	STRIP00	000000000000
0	0	1	STRIP01	000000000001
0	1	0	STRIP02	000000000010
0	1	1	STRIP03	000000000011
1	0	0		
1	0	1		
1	1	0		
1	1	1		





BT&WLAN與BIOS確認





MPI-60 reserved test point
20180418 Evelyn




Change the P/N: 102212113014070
2nd Source: 102212113014010
102212113014020
102212113014030 2016/03/17













REV = <REV>


		Project Name E402NA		Rev 1.1
Title : CPU_SATA&PCIE&SPI&HDA				
Size B	Dept.: PC2-RD1-Sys2-EE1		Engineer: Evelyn and Kobe	
Date: Tuesday, July 19, 2016			Sheet 7	of 99

LPC DEBUG PORT



本Temp料Co-Lay大、小兩個4 pin connector
12017-00070400 1.25mm 開線銅且開銅板
12017-00380200 0.8mm 僅開線銅


Add JDEB2 Connector 2016.3.14
Change to 0.8mm conn 20160419



20160418 reserved by Evelyn
XDP Reserved circuit


MIPI-60

STRAP




[15] JTAG_TMS
[15] JTAG_TDI

STRAP





20160303 Evelyn Modify

STRAP




[15] JTAG_PREDY_N
[15] JTAG_TDO
[15] JTAG_FREQ_N



STRAP




ASUS		Project Name	Rev
E402NA			1.1
Title : Debug			
Size	Dept.:	Engineer:	
B	PC2-RD1-Sys2-EE1	Evelyn and Kobe	
Date:	Tuesday, July 19, 2016	Sheet	27 of 99




BOM Mount:






[30.49,80,83,86,88]

SUSB_EC#



[30.86] 1.35V_ON



[30.84,87]





3VSUS_ON

Silego Green CLK

Place Near 19.2 MHz CPU Ball

**VDD:
Same power rail or prior to VIO_25M & VIOE_19.2M
for Wake function

**VIO_25M MUST supply
same power rail as LAN chip



8.8.4. Auxiliary Signal Timing Parameters

Table 28. Auxiliary Signal Timing Parameters

Symbol	Parameter	Min	Max	Units
T _{PVPERL}	Power Stable to PERSTB Inactive	100	-	ms
T _{PERST-CLK}	REFCLK Stable before PERSTB Inactive	100	-	µs
T _{PERST}	PERSTB Active Time	100	-	µs
T _{PERSTB-RTD}	PERSTB Rising Time Duration	10	-	ms
T _{FAIL} *	Power Level Invalid to PWRGD Inactive	-	500	ms
T _{PWON}	3.3Vaux Power On Time	1	-	ms

Note 1: T_{FAIL} means 500 ns (maximum) from the power rail going out of specification (exceeding the specified tolerances by more than 500 mV). Refer to PCI Local Bus Specification rev. 3.0 for further information. T_{FAIL} can be disregarded when implementation and timing of T_{FAIL} will not affect any LAN functions.

Note 2: The ISOLATEB pin should follow the behavior of the 3.3V main power waveform.




Figure 17. Auxiliary Signal Timing

6. Power Sequence





Figure 21. Power Sequence

Table 1. Power Sequence Parameter


Symbol	Description	Min	Typical	Max	Units
R1	3.3V Rise Time	1	-	100	ms
R2	3.3V Off Time	50	-	-	ms

Note 1: The RTL8402 does not support fast 3.3V rising. The 3.3V rise time must be controlled over 1ms.
Note 2: If there is any action that involves consecutive ON/OFF toggling of the LDO regulator source (3.3V), the designer must make sure the OFF state of both the LDO regulator source (3.3V) and output (1.05V) reach 0V, and the time period between the consecutive ON/OFF toggling action must be longer than 50ms.


LAN



3.3V POWER



1V POWER



<Variant Name>

PC2-RD1-Sys2 EE1


C

Tuesday, July 19, 2016

E402NA



LAN-CLARKVILLE
Evelyn and Kobo

33




R1.1 R3348 change to 0 ohm

Card Reader Interface







IT 8995





Close to CPU




Q Winbond
E5004-U0012500 FLASH WINBOND W25Q64FWSSIQ 64Mb







X405MA Change L3403, L3404 size



C3403,C3404 close to L3401 pin3 and pin6 each



20160425 Evelyn



1/15 EMI change to 0603

<Variant Name>

PC2-RD1-Sys2-EE1

LAN-RJ45
Evelyn and Kobe

E402NA



Project Name

E402NA

Rev

1.1

Title : **MIC_SPEAKER**

Size



C

Dept.: PC2-RD1-Sys2-EE1

Engineer: **Evelyn and Kobe**

Date: Tuesday, July 19, 2016

Sheet 35 of 99



www.teknisi-indonesia.com



Project Name

E402NA

Rev

1.1

Title :

Size

B

Dept.: PC2-RD1-Sys2-EE1

Engineer: Evelyn and Kobe

Date: Tuesday, July 19, 2016

Sheet 37 of 99

<Variant Name>

NGFF KEY-B

Evelyn and Kobe

PC2-RD1-Sys2-EE1

C

E402NA

1.1


Tuesday, July 19, 2016


38


99

Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-RSpeaker
4 ohm : 40mil
Speaker 8 ohm : 20mil

Audio Speaker




		Project Name	Rev
		E402NA	1.1
Title : NA			
Size A	Dept.: PC2-RD1-Sys2-EE1	Engineer:	Evelyn and Kobe
Date: Tuesday, July 19, 2016		Sheet	39 of 99






1.1

SATA ODD





4/8 Kobe Remove ODD PART

eDP from CPU




LCD Power switch





Evlyn 20160414 reserved for safety issue

teknisi-indonesia




eDP CONNECTOR








PIN define follow X540LJ




E4025A Yoking




modified by evlyn sandayus




USB3.0 port0



USB2.0 port0




ESD




ESD

POWER



20160414 Evelyn Modify

near J2301



12013-00083100

2nd source

ASUS		Project Name	Rev
E402NA			1.1
Title : USB Conn			
Size	Dept.:	Engineer:	
B	PC2-RD1-Sys2-EE1	Evelyn and Kobe	
Date: Tuesday, July 19, 2016	Sheet	47	of 99



Project Name

E402NA

Rev

1.1

Title : **NA**

Size


A

Dept.: **PC2-RD1-Sys2-EE1**


Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**


Sheet 48 of 99




(2447.22 4541.71)



(1498.10 4732.12)






1167.07 2277.28




2209.94 882.88




3545.75 660.24



(5750,4147) , (5656,4353)




(4304,3723)



(4463,3039)



top layer (3110,3455)



(4098,3593)




(3743, 5236)



(844, 3248)




(4456, 2355)




(4643, 2316)



(4472, 2585)



(3606,4946)




(4484,2631)




top layer (2838,1478)




top layer (4079,1434)




(3630 1985)




(3640 1960)




(2790 3215)




(3005 3215)




(2880 2855)



(2575 3260)




(2570 2915)



(2540 2710)

www.teknisi-indonesia.com



<Variant Name>

FAN_Fan & Sensor
Evelyn and Kobe

PC2-RD1-Sys2-EE1

<Variant Name>

XDD_eMMC

PC2-RD1-Sys2-EE1

Evelyn and Kobe

C

E402NA

1.1

Tuesday, July 19, 2016

51

99



Project Name

E402NA

Rev

1.1

Title : **NA**

Size

A

Dept.: **PC2-RD1-Sys2-EE1**

Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**

Sheet

52

of

99



Project Name

E402NA

Rev

1.1

Title : **NA**

Size

A

Dept.: **PC2-RD1-Sys2-EE1**

Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**

Sheet **53** of **99**



Project Name

E402NA

Rev

1.1

Title : **NA**

teknisi-indonesia

Size

A

Dept.: **PC2-RD1-Sys2-EE1**

Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**

Sheet **54** of **99**



Project Name

E402NA

Rev

1.1

Title : **NA**

Size



A

Dept.: **PC2-RD1-Sys2-EE1**

Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**

Sheet **55** of **99**



<Core Design>

PC3-RD1-2yx2-EE1

C

Tuesday, July 19, 2016

E402NA

PWR_SW&HALL_SW
Evelyn and Kobe

56

99

1.1

PC2-RD1-Sys2-EE1

B-to-B Connector

Evelyn and Kobe

A

E402NA

1.1

Tuesday, July 19, 2016

58

99



Project Name

E402NA

Rev

1.1

Title : **IO_SWITCH**

Size

B

Dept.: **PC2-RD1-Sys2-EE1**


Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**

Sheet **59** of **99**




Battery Connector




Pin define should be checked after battery team confirm

Screw Hole & SMT Nut


A




B




C



D



E




F



G



H



I



J



K

LAYOUT

L


LAYOUT

M



CPU NUT
130GA2010M050-10



WLAN NUT
13020-01390000




POWER




12018-00220600


USB2.0 port0



LED B to B connector



E502SA R1.1 EMI



B TO B CONNECTOR
Evelyn and Kobe



Project Name

E402NA

Rev

1.1

Title : **CC logic**

Size

C

Dept.: **PC2-RD1-Sys2-EE1**

Engineer: **Evelyn and Kobe**

Date: **Tuesday, July 19, 2016**

Sheet


72

of


99

PSP8102 close to PCE8102

PSP8103 close to C1906



Variant Name:


	Project Name E402NA	Rev 1.1
---	-------------------------------	-------------------

Title : ***	www.teknisi-indonesia.com
---------------------------	--


Size A3	Dept.: PC2-RD1-Sys2-EE1	Engineer:
-------------------	---------------------------------------	------------------

Date: Tuesday, July 19, 2016	Sheet 82 of 99
-------------------------------------	------------------------------

+1.24VSUS




+1.05VS




*Blank Name

Project Name		Rev
ASUS E402NA		1.1
Rev	Dept.	Engineer
Rev	Dept.	Engineer
Date	Rev	Rev


+1.8VSUS



<Variant Name>

		Project Name		Rev	
		E402NA		1.1	
Title : PW_+1.8VSUS					
Size A3		Dept.: PC2-RD1-Sys2-EE1		Engineer:	
Date: Tuesday, July 19, 2016			Sheet 84 of 99		


<Variant Name>

		Project Name E402NA	Rev 1.1
Title : PW_***			
Size A	Dept.: PC2-RD1-Sys2-EE1 Engineer:		
Date: Tuesday, July 19, 2016		Sheet 85	of 99

+1.35V/ +VTT

PRFB8601	Vout
3.6kohm	1.0V
4.02kohm	1.05V
6.2kohm	1.2V
8.2kohm	1.35V
10.5kohm	1.5V

Colay table	APW6002	UP9001Q
PC8610	@	N/A
PR8609	4.70hm	2.20hm
PC8608	@	N/A
PC8601	@	N/A
PR8608	@	N/A
PR8613	5.1Kohm	9.1Kohm



<Variant Name>

ASUS Project Name E402NA		Rev 1.1
Title : +1.35V / +0.6VS		
Size A3	Dept.: ASUS Power Team	Engineer: Kevin
Date: Tuesday, July 19, 2016	Sheet 86	of 99

+3VSUS / +5VSUS [System Power]

RT8249C

	DEM	USM
SKIPSEL	H PR8712 N/A PR8709 S	L PR8712 S PR8709 N/A
12VSUS	N/A	PR8710 S PR8711 N/A

RT8249A

	DEM
VCLK	PR8712 S PR8709 S
12VSUS	PR8710 N/A PR8711 S

AC_BAT_SYS

I_{max} = 9.8A

+5VSUS

+5VSUS

請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm

+5VSUS IOCP=14A

+3VA_DS_W IOCP=13A





I_{max} = 3.92A

+3VSUS

<Variant Name>

Project Name		Rev
ASUS E402NA		1.1
Title : PW_+3VSUS/+5VSUS		
Size	Dept.:	Engineer:
Customs		
Date: Tuesday, July 19, 2016	Sheet	87 of 99

Load Switch



<Variant Name>

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
FR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
FR9002	Onen	8.2k	6.2k	6.8k	6.7k	1.6k	2.7k	2k

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
R7901	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
R7902	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k


Close to EC

I2C VIH=0.942V
I2C VIL=0.810V


counter

thermal latch

! PTR9006 place near J6001 (DC_Jack)



APL_VCGI (ATK1602GQW)



Variant Name